Integration of Clock Skew and Register Delays into a Retiming Algorithm
نویسندگان
چکیده
Abslraet-The clock hquency of a s ehronous clrcuit can be increased by retiming, an operation A m p a a l l y and phys-kPny rebating the regiden. In this paper, a new apprcwcb to the retiming process b plpsclrtcd ahleh enabks one to consider r e l h i q of electrkal knes such as vpri-delpp ancl dflkrent register delays due to V ~ b k loodg pnd d l hutpwca Tbc d g d t h PrOvldCS increased accuracy in tkterminlng the mprtnum clock fmquency
منابع مشابه
Monotonicity Constraints on Path Delays for Efficient Retiming with Localized Clock Skew and Variable Register Delay
Clock skew and delay characteristics associated with practical registers are signi$cant factors affecting the retiming of synchronous circuits. Although work recently reported using branch and bound techniques offers a means for effective retiming taking these factors into account, the computational complexity involved is substantially greater than that associated with less general retiming alg...
متن کاملSynchronous Performance and Reliability Improvement in Pipelined ASICs
The clock frequency of a synchronous circuit can be increased at the expense of increased system latency, area, and power using synchronous optimization techniques such as pipelining and retiming. Pipelining is a well developed methodology, having been applied to almost every computer architecture from microprocessors to supercomputers. Retiming, on the other hand, has only recently become popu...
متن کاملEecient Retiming under a General Delay Model
The polynomial-time retiming algorithms that were developed in the eighties assumed simple delay models that neglected several timing issues that arise in logic design. Recent retiming algorithms for more comprehensive delay models rely on non-linear formulations and run in worst-case exponential time using branch-and-bound techniques. In this paper, we investigate the retiming problem for edge...
متن کاملUtilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits
The importance of the issue of optimizing the timing behavior of VLSI circuits probably needs no introduction to any reader of this paper, and a great deal of e ort has been invested into research in this eld. This paper considers the method of retiming [1], which proceeds by relocating ipops within a network to achieve faster clocking speeds. A novel approach to retiming that utilizes the solu...
متن کاملIncorporating Interconnect, Register, and Clock Distribution Delays into the Retiming Process - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
A retiming algorithm is presented which includes the effects of variable register, clock distribution, and interconnect delays. These delay components are incorporated into the retiming process by assigning register electrical characteristics (REC’s) to each edge in the graph representation of a synchronous circuit. A matrix, called the sequential adjacency matrix (SAM), is presented that conta...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1993